Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i generated functional patterns(.evcd files) through gate-level simulation(vcs), and then fed the patterns into tetramax for fault simulation.
but a lot of errors occurred during tetramax logic simulation(fault-free simulation), just as follows:
741 memaddr_comb[0](exp=0, got=x)
what...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
