Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
adc pipeline +post correction
hello everyone:
i am designning a 14bit pipeline adc, I used simulink to maike pipeline model,
first stage is a 4bit MDAC(gain*8),output 5bit data; then eight stages (1.5bit)(output 16bit data);the last stage is a 3bit flash adc.
the middle 8 stages 1.5bit...
I design a telescope cascode opamp for a ref buffer, which output is linked to switch cap of adc. ref's voltage change from a low voltage to ref=1.25v when switch cap work, my opamp output swing is lower.
my question is if the low outputswing will affect ref's settling?
THANKS~
Re: Questions about pipeline carlibration with LMS algorithm
yes, when input signal is sampled by pipeline adc (fs), the signal also is sampled by sigma delta with THA(fs), sigma delta's sample rate is fs/N . but i simulate model in matlab,it has no influence adding the THA. the signal...
Re: Questions about pipeline carlibration with LMS algorithm
yes,i use a low speed but high accuracy sigma delta adc
I have some questions:
1.sigma delta adc's fs=f/n,pipeline adc 's fs=f,when sigma delta's osr=m.
the sigmadelta adc's bandwidth is fs/2/n/osr,but the pipeline adc's bw=fs/2...
Re: Questions about pipeline carlibration with LMS algorithm
my errors contain comparator offset. opamp gain error,non-linear error ...
now,my adf realization met some question in matlab , do you have research about it?
lms algorithm
I'm working pipeline carlibration algorithm with LMS ADF. now, my sigmadelta adc & pipeline adc work normally in matlab ,
but my carlibration algorithm's realization met some question,
some one can give me good suggestions?:?:
Thanks!
I am designing a 21bit sigma delta modultor, i want to according to decimate the frequence by sinc3 filter. Now, i want to make the SINC exports 21bit data (input data is onebit) , i need use decimte sample is 128. BUT my quesion is if input data is onebit, using decimte sample=128, the output...
hi ,everyone. i am simulating my switch-capacitor amplifier, i used PSS+PAC, then i did the PZ analysis. I found the first pole at 2.5KHz from baud pic, but from the PZ, the first pole at 5KHz.
why? which one i should believe? anyone can help me? thx
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
