Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have learned verilog for a while. But I almost work on basic components. This is the first time that I use IP core to generate some basic components.
I try the binary counter. Generate and instantiate successfully. But when I use my testbench to check its functionality, I got some strange...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
