Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Xilinx fpga order in urgent need:XC5VLX110-2FFG676I
if anyone have this fpga in stock pls contact us and send your quotation ,
Skype: ptlabsfibreglass
Email:ptlabsChina@gmail.com
China distributor looking for source of any kind of components
we are distributor in IC selling business in China.
We are looking for source of any kind of electronics componets. especialy those of high end ic(eg, mass density FPGA)
if you have advantages in price or other aspects, pls...
looking for electronics componets source all over the world
we are distributor in IC selling business in China. We are looking for source of any kind of electronics componets source.especially those high end ICs.
if you have advantages in price or other aspects, pls contact us.
my skype id...
edk bootloader
are you at China?
You'd consult Excelpoint who is the Xilinx authorized distibutor at China can supply free support to you on embedded solution.
my board is impedance controled,and the impeddance is 100Ohm as diffiferntial lines.
maybe you have not understand my question.my question can be described as below:
1.) Is it necesary for me to palce some GND copper between LVDS bus lines(8 LVDS pairs as a data bus)?
2.)If it is necessary...
black magic of lvds
I am designing a high speed board.LVDS bus are used in this design.
The LVDS bus signal speed is above 500MHz,so the SI problem is very important.
but my PCB have no enough room for LVDS bus trace group routing. I have to pour some GND copper plane between LVDS pairs in...
I am designing a high speed board.LVDS bus are used in this design.
The LVDS bus signal speed is above 500MHz,so the SI problem is very important.
but my PCB have no enough room for LVDS bus trace group routing. I have to pour some GND copper plane between LVDS pairs in each LVDS signal group...
VITA 41/VXS is a newly defined spec which is an extension of legacy VME bus.
Who has the deveopment experience of VITA41? and who has VITA 41 specification in electronic version?
can anybody tell me somthing about such topic?
Re: fpga daisy chain problem
what is said above is right.
Actually,i designed a test board with 7 XC2VP70's in a daisy chain half a year ago,it works very well.when i download the bit file one by one manually, the FPGA's will work only if all the bit files have been downloaded.i have measured...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
