Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
mentor edt tool
Can anybody give a little back ground on the logic inside EDT for scan compression and compaction?
Do they use LFSR for achieving this? Please let me know.
dft interview questions
Hi,
I am interested to know how do you tell whether a violation is because of a setup or hold while running ATPG TDL's(patterns).
My guess is that if you get mismatches like simulated 1 instead of 0 or 0 instead of 1 is setup and hold's generally manifest as X's...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
