Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i use a differential architecture, the SH circuit is a traditional fold-cascode with single-end gain-boosting,i will put my simulation result here recently.
what i mean was the output common mode voltage not settling in the same value cycle by cycle,that is ,the output common mode voltage settling value differ about 10mv clock by clock.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
