Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am new to ICC. I believe I have setup the environment well but once I get to routing I get the following error
icc_shell> place_opt -cts
Warning: Should load physical library before reading this design, which has physical information. (MWDC-172)
Error: Floorplan loading failed.
I can view...
I have tried to put set_clock_latency in sdc file but after soc place and route the circuit the clock tree synthesis screw up. My clock pins are not connected directly. In other words, the clock latency is 40% of my clock period. The command I have is as following
set_clock_latency -source 0.0...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
