Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SOC set_clock_latency command problem

Status
Not open for further replies.

w90043

Newbie level 3
Joined
Oct 17, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
I have tried to put set_clock_latency in sdc file but after soc place and route the circuit the clock tree synthesis screw up. My clock pins are not connected directly. In other words, the clock latency is 40% of my clock period. The command I have is as following

set_clock_latency -source 0.0 [all_clocks]

I have multiply create_generated_clock command since its multiply frequency design.

Any help would be appreciated!

Thanks.
 

f1freak

Junior Member level 1
Joined
Feb 25, 2009
Messages
15
Helped
10
Reputation
18
Reaction score
9
Trophy points
1,283
Activity points
1,346
Can you elaborate more on how CTS screws up?
The latency value specified is picked by CTS as the skew target.
 

w90043

Newbie level 3
Joined
Oct 17, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
clock.png

The above waveform shows that there should be same clock signal going to 4 DFF but buffers delayed the clock so my calculation screwed up.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top