Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
See there are to types of libraries that every synthesizer uses if you use the technology libraries then you will get the LUT's which you are talking about else if you are using the primitives then you will be gettting the gates. which you think you should be getting.
to avoid getting that...
Re: ASIC VS FPGA
I believe your boss would have told you to implement it on the FPGA because he would have wanted the design to be verified the functionality ON-CHIP rather than sending it to the FAB and then verifying it.
Which is rather much risky and cost effective.
pdf a verilog primer bhaskar
You can find good verilog coding styles in google just type Verilog coding syle and you will get plenty of them use ful and in very simple language forexamle check out with sunburst.com
regards
yaag
Hi all
it would be helpful if u can tell me whether there is a clock for apex20ke device.
i mean an internal clock.
if it is not there how to give an external clock to it.
please let me know at the earliest
thank you
regards
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.