Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
does a FPGA need external clock input like 50MHZ and all....
I am using for implementing a USART in ALTERA STRATIX...where my data is synch clock coming from outside..i want to use it for all my internal devices.
Should I put a clock source also to the PLL dedicated clock inputs?? is it...
ARE THE PCI I/O PINS WHICH ARE CONFIGURED IN ALTERA STRATIX FPGA 5V COMPATIBLE(can I give use for 5V logic instead of 3.3V).
Kindly help me as soon as possible.
Regards
Phaniendra.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.