Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by vitus1974

  1. V

    How to implement an absolute value in VHDL

    vhdl abs which package yuo use? and which type have argument and return value
  2. V

    Vertix configuration error: cable connection failed

    Re: VERTIX CONFIGURATION You must ensure that You have only one impact window and no one programm not open port for it's use. Next try to use last version of software... Good Lack
  3. V

    question-ASIC,FPGA,CPLD

    Yes, ASIC is a fixed IC, which production porcess is little bit similar to development FPGA structure especially for big one, but ASIC process more complex and expensive. FPGA is programmable device which as a rule store its configuration in static RAM and lose it after power off therefore FPGA...
See more

Part and Inventory Search

Back
Top