Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by vishnu36

  1. V

    Basics of amplitude demodulation

    For effective demodulation of signal from amplitude modulated wave, is there a ratio to be maintained between carrier and signal frequency?. For eg: if carrier is say 10KHz, what can be the maximum signal frequency that will ensure perfect demodulation at the other end? can it be 1KHz?
  2. V

    chebyshev sine approx

    I was looking for coeff in the range -pi to +pi, which is not listed in this page
  3. V

    chebyshev sine approx

    I am looking for coefficients (floating point) for 5th degree chebyshev sine/cosine function. Could any body help me with this. Purpose is to implement custom trig function in a microcontroller
  4. V

    help required for implementing in fpga

    Hi FvM I tried in matlab with partial success. Few more inches to get to the target. I modeled the entire system using ADC quantizer and the outputs(int16) were connected to the algorithm (mimics the actual behavior). In my model i scaled the int16 of sine and cosine to (+/-1 V level) and...
  5. V

    help required for implementing in fpga

    FvM My understanding is that beyond +/-1 , accumulator should overflow in order to wrap up. In that case should it be Q15?
  6. V

    help required for implementing in fpga

    Hi FvM Referring to AN3943, if I could scale my inputs in the range -1 to +1, then Q15 format would be ideal. Now the real question is to fix the Q format for multiplier, accumulator/controller, and trig functions. I decided to go for CORDIC due to ease and precision. The difficulty is that I...
  7. V

    help required for implementing in fpga

    FvM I am trying but I really wanted a clue of fixing Q point for the logic
  8. V

    help required for implementing in fpga

    if it saturates at after 3.14 then the algorithm fails to converge for velocity inputs. The instantaneous value of sine/cosine generator must match with the input quadrature signal rate in order to provide error free output.
  9. V

    help required for implementing in fpga

    Hi FvM I tried 7th order polynomial approx for sine/cosine and it works very well in simulation (floating point). The only problem is that input range to taylor cannot exceed the range -pi to +pi. In the ATO implementation, P+I stage accumulates beyond 3.14 , when simulating for velocity. How...
  10. V

    help required for implementing in fpga

    Can you guide me further. How to choose the Q point for PI controller , Integrator and particularly sine/cosine generator? Can I use taylor series to implement sine/cosine ( as it is valid for 4 quadrants)?
  11. V

    help required for implementing in fpga

    Hi FvM I intend to use AD7606 bipolar ADC, 16 bit for sampling quadrature signals.
  12. V

    help required for implementing in fpga

    I have task of decoding the position signal from resolver/encoder quadrature outputs. I have used angle tracking observer algorithm method to decode the angle theta in matlab. I want to convert it to fixed point from first principles( not using matlab fixed point advisor) for FPGA...
  13. V

    pole zero map of DFT

    single bin DFT can be considered as a filter. How to represent DFT as a pole zero map. Also how do we evaluate frequency response analytically?
  14. V

    Clarification required : Relation between bandwidth and tracking

    This was my confusion. Can we have a factor of how much Tracking rate would it be possible to achieve for a given bandwidth?
  15. V

    Clarification required : Relation between bandwidth and tracking

    So can we have large tracking rate for small bandwidth?
See more

Part and Inventory Search

Back
Top