Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by vimalpandey

  1. V

    available antenna design tools

    FEKO is a antenna design tool
  2. V

    implementation of vhdl code on cpld

    @allsey87-- you are right this project is of B.Tech 4th year students. They are working under me but problem is that institute wants that they should made PCB, that's why i m asking for that. If there is any other way then please suggest b/c i know that implementing FPGA or CPLD on PCB is tough job.
  3. V

    implementation of vhdl code on cpld

    Thanks for your help.Tell me one thing what is cost of FPGA? Can i made my own PCB using FPGA
  4. V

    implementation of vhdl code on cpld

    I had written a VHDL code for 16 bit microprocessor and i would like to implement this on CPLD. And i would like to know can i made my own PCB or i have to purchase the ready-made board. If it is possible what are the necessary interfacing devices.
  5. V

    verilog to vhdl code convertion of pulse generator

    hi, i am converting a verilog into vhdl, but i got struck at one instruction, please help me to understand what this instruction does. the instruction is as follows-- parameter DATA_WIDTH = 9 assign pulseOutSmall = {dataReg[0][DATA_WIDTH-1], // 1/4...
See more

Part and Inventory Search

Back
Top