Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi cop02ia,
Although edaboard was not allowing to reply , I would like to say thanks to you.
I have faced this issue and was helpful with your update to fix my issue.
Not sure why designers (in my case std-cell designers) will do this.
Thanks
Hi Ads-see,
I am looking at a simple solution, I have used vim editing with out opening vim editor.
so not not planning to use complex solution of using other tools.
Thanks for your suggestion, I will work on exploring more.
looking forward for some help from the edaboard community.
Thanks
Chait
Hi Ads-ee,
Can you help me in using sed for the below command in VIM, as mentioned in my original post
:r <filename>
Thanks for the link, i will explore more.
Thanks
Vikram
Hi Ads-ee,
Instead of suggesting to use sed, can you help me how to use sed to "substitute filepath with its contents" by search and replace method.
I am also curious to know how to use vim exec commands without opening VIM editor, can anyone give me some info.
Thanks
Vikram
Hi,
I want to execute vim commands from shell script
Below are two examples i can work in exec mode of gvim/vim and can edit a file
:%s/text1/text2/g
:r <filename>
Is there a way to execute the above commands without opening the file either on unix command line or embeded in sh script.
I am...
Hi,
Can any one give me the difference in the usage of below two sets in one SDC
1)
set_driving_cell -rise -min -library <> -lib_cell <> -pin X [get_ports PORT]
set_driving_cell -rise -max -library <> -lib_cell <> -pin X [get_ports PORT]
set_driving_cell -fall -min -library <> -lib_cell <>...
Syncopator,
the circuit drawn by you is correct
Question is:
Voltage at (A) w.r.t ground.
PS: Pls let me know how did you draw the circuit, so that i can explain easily next time
albbg,
Let me explain the circuit in simple text.
Circuit looks like a 3-legged star network
Node (A) at center
Connection of one leg
5v -> 15ohms -> (A)
Connection of second leg
(A)-> 10ohms-> (B)
Connection of third leg
(A) -> 10ohms -> (C)
5v negative terminal is grounded
potential...
Hi girishbabu123,
I am using Magma, but a older version, dont know if lattst has this feature.
Can you name a toll and let us know how to get these; dot have to give exact tolls commands if you are not sure.
Thanks
Hi,
Can any one point me some examples to circuit examples/solutions where
reference ground is non-zero volt.
Pls refer me any book to go through.
Example query:
------------10ohm----(+) (B)
5v -------15ohm------------(A)...
Hi
Can someone help me understanding below
Is there a tool to control clock tree levels?
Can we built a a clock with different insertion delay,
with as minimum delay as possible and as maximum delay as possible?
( meeting clock max_trans and max_cap )
Thanks in advance
Thanks, hiral.kotak
Just to brief the doc says
In Margin Base OCV, tool will consider worst OCV derated margin for all the end points paths
In MarginLess OCV, tool will consider actual OCV derated margin foreach end pointspaths
Thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.