Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Vamsi Srikanth S

  1. V

    Selecting CTS topology in ICC

    I agree, but I just want to see how these structures impact timing latency etc
  2. V

    Selecting CTS topology in ICC

    Hi, Is there any way to select a specific topology for CTS, like following: 1) Conventional 2) H Tree 3) X Tree Thanks.
  3. V

    TAPCELLs overlap power stripes

    Hi, In the design which i'm working on, there are several macros. And due to insufficient spacing between two macros vertical edges the tapcells were wrongly plaed. And these tap cells are overlapping VSS stripe. What is the issue caused due to this overlap, like any DRCs? Is there any...
See more

Part and Inventory Search

Back
Top