Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

TAPCELLs overlap power stripes

Status
Not open for further replies.

Vamsi Srikanth S

Newbie level 3
Joined
Dec 3, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
Hi,

In the design which i'm working on, there are several macros. And due to insufficient spacing between two macros vertical edges the tapcells were wrongly plaed. And these tap cells are overlapping VSS stripe.

What is the issue caused due to this overlap, like any DRCs? Is there any exception for VDD power stripe ?
 

this won't cause DRCs per se, but will most likely yield a poor utilization. standard cells do not like to be placed under stripes, routing resources are scarce there.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top