Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Are you planning to use a high side or low side current sensing because on the high side, you might have PSRR problems. And another thing, do you have a salicided resistor option or may be a metal resistor option in your process? If yes, you can use thehm
Adaptive PLL design
Post the paper and I can look into it. Tracking the supply noise is not a very big issue. However, you can design a differntial controlled PLL, which has a reasonable supply rejection by theory. You would need it in a noisy environment.
vco gain factor for a frequency
KVCO ideally should be low because the power supply sensitivity of the VCO is lower. Hence your PLL detereministic jitter is lower as well. But on the other side, a high KVCO will also give you a better loop bandwidth which eliminates any lower frequency noise on...
calculate dnl adc matlab
Looks like there is an error in the amplitude(magnitude) of the sine wave you have used for your ADC and the magnitude of the sine wave in the code. Once, you get the amplitudes right in dBFS, you will get the right result
Added after 1 minutes:
I am saying this...
Oh, its very simple, charge the nodes to zero, the nodes the start-up circuit has to charge. PMOS gates will get a VDD level and NMOS gates will get a VSS level. The problem with the normal sim is that it estimates the iniital conditions and arrive at the final value because there is a positive...
I cannot see your image but if its a switched capacitor amplifier, try the periodic steady state analysis to get the periodic operating point, and then do a periodic noise analysis. This is of course only possible if you have spectre RF. Or else, take both the on and off states and do a noise...
More importantly, the leakage (static) is dependent on the VGS on the gate and also the area of the device. So, design with a smaller area and a smaller VGS. In case you are using a transistor which takes logic 1 and logic 0, then use a higher VTH device. Speed as mentioned earlier is an issue...
integrator op amp
Firstly, I am assuming that the OPamp is used for a pipelined or a subranging architecture. Hence, you have to charge a switched capacitor or a resistor at the load. So, the settling will be very important. Any non-linearity in settling will add to distortion reducing the...
The bandgap voltage is actually is captured as a sum of I*R and a VBE. The PTAT current into a PTAT resistor will capture a PTAT voltage. Now, VBE has a CTAT voltage. The bandgap circuit mixes both of them to get a temperature independent voltage reference, which equals energy bandgap of silicon...
The analysis is pretty easy here. Firstly, I do accept that the feedback factor is still R1/R1+R2, with R2 being the feeback resistor. But this is with respect to the virtual ground, since the positive node is connected to ground. Hence assuming that the gain is high enough, the voltage at this...
regulator in PLL
Firstly, the main reason why you want to have an isolated regulator is that you need to switching noise on the VCO as a VCO with high Kv gain is prone to a very high power supply sensitivity and adds jitter to the output. Remember that the VCO is high pass to noise transfer...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
