Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi ge,
Thanks, I am working on a lab manual and it is necessary to get aforementioned specifications. And we don't want to use Op-Amp.As I mentioned I have found an structure with desired specs but I don't know how to redesign it,because I need design equations.
Dear friends,
I am looking for a structure for a wideband amplifier(single stage is preferred) and my specifications are Gain=20dB, UGBW=5GHz.
I found a basic structure on "https://sites.google.com/site/randomwok/Home/electronic-projects/wideband-pre-amplifier-using-discrete-transistor" but I...
Re: How to simulate Verilog-A in ADS
hi..
I read your pdf .it was really useful but I have one problem...
how can I compile "name.va",and where can I run that before adding in ADS?
can you introduce a compiler for verilog-A?
thanks alot...
hi all....
I want to know how it is possible to add a modul in agilent ADS that contains verilog code,I have some verilog code for some logical block but I dont know how can I make linke between verilog and ADS...
I realy need that,please help me,,,,,,,,,,:sad:
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.