Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by usuikazkou

  1. U

    Characteristics of PD output of CDR

    Hi guys, Following figure shows the characteristic of a linear PD [1], What will happened if the phase of the clock is between 0ps~10ps or 90ps~100ps? Papers and textbooks seldom discussed about it in that situation. [1] J. Savoj and B. Razavi, "Design of half-rate clock and data recovery...
  2. U

    Use which model of TSMC lib to design in high speed?

    Hi, I am new to high speed circuit design, I want to design a 5Gbps clock and data recovery circuit using TSMC 0.18um tech, which model of transistor should I use to run pre simulation? RFNMOS or just nmos? It have warning about model accuracy when I untick the guardring of rfnmos.
  3. U

    Question of guard ring when layout

    Sir, Can you explain more in detail? Do you mean it will cause the simulation result inaccurate? thank you
  4. U

    Question of guard ring when layout

    Thank you for your reply, why it is safe when not add all guard ring in rfmos from the beginning?
  5. U

    Spec and standard of SONET design

    Hi guys, I want try to design some serdes circuit but I have some problems about the standard of SONET. Where can I find SONET specification standard(mask of Jtol and jitter mask of clock and data etc..)? I found nothing on internet, only some brief information from wiki and lectures. Thank you
  6. U

    Question of guard ring when layout

    Hi guys, I am new to high speed design, recently I am trying to layout a 5Ghz circuit using tsmc180nm tech. When starting layout using rfmos of tsmc, all of the rfmos have guard ring added by default , I wonder if it necessary each of the rfnmos have guard ring? or lets say we have a main...
  7. U

    Voltage to current converter of high speed CDR circuit

    Hi, transient operating point of M12 and M14, and I discover these warning when I run the transient simulation of V/I converter, does this matter? thanks.
  8. U

    Voltage to current converter of high speed CDR circuit

    Hi guys, I tried to reproduce a 5Ghz clock and data recovery circuit from a IEEE paper, when I design v/i converter I found that in DC simulation the result is fine but in tran simulation have some problems. I wonder is this normal or not? schematic of v/i converter: M5 provides 500u A current...
  9. U

    Question about loop filter of CDR/PLL

    I will try to do the analysis in this way Thank you. any alternative methods or ideas are welcome
  10. U

    Question about loop filter of CDR/PLL

    Yeah, the R2 should be replaced by R1 which looks like the pic below (taken from the Dean Banerjee PLL). Sorry I don't get the point, do you mean I can run the loop analysis of the dual loop system as one loop system? Thank you
  11. U

    Question about loop filter of CDR/PLL

    Thanks you for the reply, pic.1 pic.2 pic.3 pic.4 I would like to design a clock and data recovery circuit, and I am confused by the dual loop system. Usually phase locked loop text book only discuss about single loop system as we see from pic.1 and the filter function is pic2. I would...
  12. U

    Question about loop filter of CDR/PLL

    Hi, As I know this type of loop filter is very common, it can found from lot of textbooks and thesis. But what is the purpose of above graph(a connection to node between resistor and capacitor)? Is the transfer function still same as 1 path current injection? if not how to find the transfer...
  13. U

    How to run frequency response simulation for inductance peaking in cadence?

    with vdd =1v. how should I set the testbench? below is my schematic thanks.
  14. U

    How to run frequency response simulation for inductance peaking in cadence?

    How to do frequency response simulation for inductor peaking in cadence? I want to design current mode logic with inductor peaking, from the textbook I know that I should run frequency response for it to choose the inductor value, but how to do the simulation? Best regards.
  15. U

    Charge pump and V/I Converter

    Why some of the PLL designs(or CDR) uses charge pump and some uses V-to-I converter? What are their differences? Thanks
See more

Part and Inventory Search

Back
Top