Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I understand the risk, but this still doesn't answer my question.
This is an interim LVS check, and by no means the final LVS.
In an interim design, there are cases where one may not have all the necessary files from custom cells. In this case, it would be nice to have the ability to exclude...
I realize there is a way to exclude cells from DRC, by simple using "EXCLUDE CELL <cell name>" in the rules file.
I cannot find a equivalent rule for LVS, for hierarchical comparisons. In Herclues LVS, this was very easy to do, by placing the appropriate rule and list of cells in the rules...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
