Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sequential type is unconnected
Thks for reply.
I check the mapping and all seems correct: Here is an extract from my mapping code top level:
signal s0: STD_LOGIC_VECTOR (31 downto 0):= (others => '0'); signal s1: STD_LOGIC_VECTOR (31 downto 0):= (others => '0');
signal s2: STD_LOGIC_VECTOR...
warning:xst:647
I've wrote a simple programme for shifter script in vhdl.
entity L_shifter is
Port ( in_ls : in STD_LOGIC_VECTOR (31 downto 0);
out_ls : out STD_LOGIC_VECTOR (31 downto 0));
end L_shifter;
architecture Behavioral of L_shifter is
begin
out_ls <= ( in_ls (30...
Hello,
I have got a warning in implementation of my vhdl code but I didn't find the problem cause
warning msg:
WARNING:Xst:2677 - Node <map28/out_del_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <map28/out_del_2> of sequential type is unconnected in block...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
