Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
IC50 pss anaysis problem
Pengboy,
Maybe firstly, you should check a file in ~/simulation/<cellviewname>/spectre/schematic/psf
directory, but I forgot the file name, whether the file is larger than 2,000MB.
If it does be true, you should appoint a swapfile in the pss setting window->option
I'm a freshman of IC. When using Virtuoso to extract the parasitic parameters of layout, I was told the software could extract just the parasitic RCs of a single wire or several selected wires instead of the whole layout. However, I don't know how to do this.
Needing your help:)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
