Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by toonboom1

  1. T

    CALBER VS FIRST ENCOUNTER

    is it possible for the first encounter don't give violation when checking geometry while caliber give violaton (minimum spacing violation)??
  2. T

    dump file for Simulation-based power analysis

    NO multi power domain analysis Added after 3 minutes: it gives me the error:"Abnorml condition in the matrix solver"
  3. T

    dump file for Simulation-based power analysis

    i want to know how to get the dump file for the simulation-based power analysis , i've tried the VCD file but it gave me error :"invalid net toggle probability "-1" , i am using SOC encounter
  4. T

    Power analysis tutorials for SOC encounter

    kindly i want to ask if anyone has tutorials concerning the power analysis of soc encounter regards
  5. T

    Which metal layers we use for Clock Tree Synthesize?.

    Re: CTS Route Metal in soc encounter it uses metal 3 and 4 by default in cts
  6. T

    crystal PAD connection

    hi all, i'm trying to do a layout with i/o pad this is what i think the chip has a clock and the clock is generated using crystal oscillator i had found in the technology files which i had that there is crystal pads but it contain too low info about it so i don't know how to connect them there...
See more

Part and Inventory Search

Back
Top