Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by toan

  1. T

    how to count nand 2 input on synopsis

    thank you for answer! but I see 1 cell contains a variety of logic gates(and,or,xor,nand...) so why the number of NAND gates can thus be calculate ??
  2. T

    how to count nand 2 input on synopsis

    i see somebody speak is gate nand 2 = total area on synopsys/ area gate nand2 can it this true?? can you help me this is?? thank you so much!
  3. T

    how to count gates Nand in design Embedded ?

    I have a project of design Embedded and I want count number Nand in total design using Xilinx 8.2. please how to count as Xilinx 8.2 ...:| thank you for read question of me .

Part and Inventory Search

Back
Top