Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I am trying to do simulation of a single net in an lvds pair with CST design studio. The outputbuffer-ibis model used is the following: lvds25_ro_p0_v0 which can be found in the attached ibis model of the altera stratix IV device. (Stratix4.zip)
My setup in CST can be found in the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
