Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
"Overshoots above 500mV are seen very critical and are allowed only for a very limited fraction of overall operation time."
"Fail Criteria 10%"
"lifetime t [sec] for Idsf33 = 3% as a function of Idsf15 (t=0h) at stress conditions"
"The failure rate is 10/3 FIT for a life time target of 10...
Yes, you are right.
This is an standard level shifter if we have suffcient layout area.
what I want to know is pros and cons of different type level shiter and the critical parameter we should take care of during design.
If there is a charpter of book or an artical discuss it , it would be better.
Siong Boon ,Echo47 ,Thank you
this is question I know from a person who attend a analog eng. job interview. and the info at first post is all I know.
If someone could tell me a equation to caculate the capacitor would be very helpful.
If the current at power supply is 1A,the noise swing of supply voltage is 1V, the freq of the noise is 2000KHz.
To make the noise swing become 100mv, how big capacitor do I need to parallel connected?
When I run a simulation with hspice,it can't reach convergence.
In the .lis file,the hspice diagnostic provided some nodes whose tol value are bigger than 1( the actual tol values are about 500).
And I found those nodes are the power supply voltage sources and the nodes where there are input...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
