Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Ah! Yes, I can see where the trouble lies. I guess I assumed one didn't have to use a PCB for the circuit, just if one could. My mistake.
---------- Post added at 16:00 ---------- Previous post was at 15:53 ----------
So, I don't know much about inductance caused by PCB lines, but this ADI...
Right. But it sounds like adnan012 is trying to do the following :
50 ohms -> matching network -> Z=(1.33+j*0.193)
Where the matching network in question is a shunt capacitor and an inductor in series which would be an L match. Assuming the L match values were computed correctly (to match...
I'm no expert in matching by any stretch of the imagination, but if you find an unrealizable or difficult to realize component value, I was under the impression that you could attempt to use a different matching network type. Does ADS allow you to choose other match network types? Shunt...
I figured as much. But if you know the fundamental then you're all set. Are you saying you don't assume anything about the input?
If so, why not implement a peak search in the frequency spectrum and assume the lowest frequency peak (non-DC) is the fundamental.
I think this is correct.
I'm not sure what your BJT model is, but usually there is also a minimum Vce_Saturated that the BJT can have as well which would just change your minimum voltage at the collector to be something slightly higher than 3.3V
Also, just one question, usually Ib is the...
This might not give you everything you need but check out TI's app note on op amps.
**broken link removed**
There's way more information than you actually need here and sometimes direct connections between Black's formula and the values are not made (I think the reduced output resistance...
Hi there,
If you have your output signal as a vector and you already know the fundamental, I would suggest zero padding the vector (adding zeros to the beginning of the vector and the end, in order to increase your FFT resolution) and taking the FFT. Zero padding may not be necessary...
Thanks for the papers DenisMark, this is exactly what sort of suggestions I was hoping for from this post! Looking forward to reading the papers.
Applying "signal flow graphs" to common oscillator topologies would be especially neat.
Thanks!
Hey all,
So, I think this is probably one of the neatest analysis tools I've seen. Using superposition of dependent sources and drawing a feedback diagram, producing some common results. I've seen it used to determine the output resistance of a source degenerated FET/cascode which I included...
It looks like the inputs to the op amp are in phase (both have a .5 V ac) varying together so you could be looking at the common mode AC gain with the analysis?
Unless the slight mismatch, which would be amplified by the differential circuit, is amplified enough to rail the op amp (not sure...
Hi there,
For typical two-stage op amp miller compensation, R2 and C1 should be between the output of the first stage to the output of the second stage. It looks as though R2 has been chosen to be quite high to push the right half plane zero well into the left half plane which will not only...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
