Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello all,
I'm hoping someone can give advice on how to properly handle signals between processes.
The gist of the code below is that there are 3 components, P_INIT, P_CONF and P_CMDR, and a FSM that selects how signals are connected between them and the entity's ports. The sequence of the FSM...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
