Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am creating testbench for SRAM.
When WREN_N=0 && BFRD=0 && OE=0, SRAM will do write operation with input Data is D[7:0].
When WREN_N=1 && BFRD=1 && OE=1, SRAM will do read operation with output Data is D[7:0].
WREN_N: write enable pin, active at low
BFRD: read enable pin, active at...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
