Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
verilog $setup
the program works fine in behaviorial mode but when i sythesize and try to simulate the the gates version i have a problem with my testbench code as it gives me the following error, and i dont get any output(everything is 0):
"/CMC/kits/artisan_rcim/tsmc18.v", 23815: Timing...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
