Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Could you expand what you mean by comparing?
As @dick_freebird says, you can do polygon comparison with some scripts. DRC check would be one of them. You could also build your own tcl/skill script to compare each rectangle paint of one design against another design. Think of it as "moving"...
I imagine you can use 360nm transistors. I don't know why you say the design is old? Will all your transistors be 360nm, in that case I think you should redesign.
It's ok to have an onversize transistor if you want to limit the current going through that transistor.
If it's an open problem it usually means it's difficult, so.... 3-4 months is hard to say.
suggestions:
- Non Von-Neuman architectures: Analog computing, Neuromorphic
- Scheduling ... always a problem, never a solution
- Low Power / Low Energy ... think of it as more battery
- Probabilistic...
This video shows how to program an ATTiny. Maybe similar steps need to be followed to program an ATmega
https://www.youtube.com/watch?v=30rPt802n1k
Good luck!
Most SPICE simulations check for the MOSFET model number.
I'd imagine PSPICE ( a well known spice simulator ) will fail (or at least warn) if the Compact MOSFET level model is not compatible with the simulator. Check the log for any of these errors.
According to this page, PSPICE supports...
AFAIK, BIST can use digital structures such as ads-ee mentioned, LFSR. Some of them also use physical parameters to create PRBS such as PUFS (https://en.wikipedia.org/wiki/Physical_unclonable_function)
I was looking (and thinking on taking) this course form Udacity on hardware verification...
LOL. I never meant to say that your question was silly. I meant that MY question to you was silly. Excuse me if I sounded rude.
You can use Verilog to drive spice or Verilog to drive Verilog. I would read this thread for example:
https://www.asic-world.com/verilog/art_testbench_writing2.html...
The density rules allow are aimed for DFM (Design for Manufacturability), so overall you should try to make them happen.
See this article.
https://vlsicad.ucsd.edu/Research/Projects/t1_vlsi_dmi.html#1_I
You don't need to fill them with "active" metal, you can usually
1) fill with metal and...
What is the use for this technology files? Are you a potential buyer? a Student? or just for kicks.
AFAIK, there are no accounts for educational purposes, it is only for serious buyers. If you want to do a small prototype, contact a Multi-Project-Wafer-Program MPWF such as mosis: mosis.com...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
