Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by sxa_axs

  1. S

    Noise Figure Low noise amplifier Cascode structure

    Based on the Cascode structure ,Why the cascode stage has a relatively small impact on the overall noise figure ?
  2. S

    Low noise amplifier P1dB gain compression cadence

    I designed an lna,the input-referred 1dB compression point is shown below With the increase of input power, the LNA gain increased. I think the input-referred 1dB compression point is very strange I feel normal as follows,
  3. S

    ADS SNP P1dB S parameters

    Thank you for your reply. could you give me a tutorial or practical examples ?
  4. S

    ADS SNP P1dB S parameters

    In ADS, how to use the SNP simulation circuit performance ,such as P1dB.
  5. S

    ads gain compression harmonic balance

    How to solve? help me
  6. S

    cadence calibre layout ic error help

    hello , i got a error message when i use calibre to run PEX,the error message is : why? help me !
  7. S

    LVS error layout cadence rf ic

    Layout to do LVS verification, the results show the match, but the error display < malformed device rfnpsab > . why? help me!
  8. S

    CADENCE spectre monte carlo simulation

    Error found by spectre during monte carlo simulation why ?
  9. S

    Cadence pss pac iip3 ipn

    1） LNA do IIP3 simulation , how to set Input power Extrapolation Point (dBm）？ 2） Input power Extrapolation Point Why have this？ what does this mean？
  10. S

    RUN assura LVS binding file layout

    RUN assura LVS: add binding file LVS failed remove binding file LVS match binding file what is this ?
  11. S

    inductor tsmc0.18um cadence rf ic capacitor help

    Three types of inductor models,which are ind_std,ind_sym and ind_sym_ct in Tsmc 0.18um PDK . which one is best? how to choice? These types of capacitance which are crtmom_rf,crtmom_rf_mis,mimcap_rf and mimcap_rf_mis. how to choice?
  12. S

    TSMC 0.18um bsim3 spice UO's value

    I want to know the value of the channel mobility in the tsmc 0.18um technology
  13. S

    U0 spice MODEL BSIM3 mos ptm ic HELP!

    PTM BSIM3 spice : 180nm ,UO=3.5E-02, 130nm ,UO=1.34E-02, 90nm, UO=5.5E-03, 65nm UO=0.06, 45nm UO=0.032, 32nm UO=0.039. it's too small ,UO unit is? it's cm*2/vs ?
  14. S

    current transient siimulation layout LNA

    i create a layout of LNA by TSMC 0.18um technology,i want to know the width of Metal interconnect line. the density of metal1 to metal5 1mA/um ,metal 6 1.6mA/um. LNA's DC current 5mA Tran.current 30mA How to decide to the width of the metal line.
  15. S

    current transient siimulation layout LNA

    Hi tony_lth , Can you tell me a little more about Metal width is determined by impedance?
See more

Part and Inventory Search

Back
Top