Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by svraj

  1. S

    requesting paper for high spee Pseudo-NMOS differential MUX

    Hi, I'm looking for this paper: "A pseudo-NMOS fully differential CMOS current-mode multiplexing transmitter for 10 Gb/s serial links" Anyone can help? Thanks in advance!! - svraj
  2. S

    comparison of two LDO structures !!

    Hi, Looks to me the difference between A and B is the Opamp. A is an NMOS input Opamp while B is a PMOS input Opamp. First, what is your reference voltage that you are using? Anything below 1.2V i would suggest you use B as the PMOS input transistors will be better in receiving a low voltage...
  3. S

    How to improve LDO high frequency PSRR?

    improve psrr Hi, The PSRR curve can be broken into 3 regions: Region 1 - 0 to 200Hz Region 2 - 200Hz to 100KHz Region 3 - above 100KHz For high PSRR in Region 1, improve your Bandgap PSRR to be above 60dB at DC. In this Region, the Open-loop gain of the Error Amplifier must be large of at...
  4. S

    How to measure psrr of LDO?

    ldo psrr PSRR shows how the LDO output varies in accordance with power supply noise. You will need either HSpice or Cadence to run your simulation. For Cadence: Place a vdc source at the power supply net. Set ac=1 for this along with its DC value. Run AC analysis. Use the direct plot drop...
  5. S

    Bandgap design???????

    Another important bandgap analysis is to ramp-up the power supply for at least 1us in Transient analysis and check if the Bandgap settles to its desired value. You will have to include a start-up circuit for your bandgap to ensure this. For DC analysis, sweep temperature and view the bandgap...
  6. S

    Issues with loop stability of an LDO

    Re: Loop stability Hi, I suggest that u run the two loops separately. Place only one iprobe at a time and run AC analysis in Spectre. Both must have stable phase margins in order for the entire system to be stable. Rgds, svraj
  7. S

    Oscillations at a phase margin of 90?

    It will also be good to check the AC simulation settings for phase margin analysis. Are you using the stb function? Are the circuit settings similar to that of the transient analysis settings? Regards, svraj

Part and Inventory Search

Back
Top