Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
clock early data late setup check
1)
Max corner: PVT- Slow Low High
Min corner: PVT-Fast High Low
Yes. Above correct.
2) I think you only need to check setup in max corner and hold in min corner. I guess if your clock tree is very imbalanced an you worry about clock skew re-distribution in...
fast slow best worst min max
min and max corners refers to extraction corners to account for different PVT.
within the same corner, there is min and max delay (or I prefer to call ealy and late delays). this is to account for OCV.
so you can use a max corner extraction and run STA with OCV...
ilm model
Hi all,
If you are running fullchip STA and use ILM model to represent lower hierarchical blocks, how do you check if the ILM model is correct and complete?
Are there commands in PrimeTime that can check this? Either during ILM generation or fullcihp STA?
What are some sources of...
Hi All,
I have too many noise violations in my design. I tried fixing them by increasing driver strength, wherever I could size-up the cell. This fixed some noise violations, but also caused NEW noise violations as the former victim is now aggressor to other nets.
So I'm back to square...
decision on correct slew target for clock and signal nets depends on many things. For example, the clock slew will effect setup and hold time of a flop. The signal slew will affect the delay of gate and wire, as well as noise immunity of certain circuits.
The slew rate mostly depends on your...
timing hold check
Mintime is frequency independent.
OCV+100ps hold margin is just making hold check more pessimistic in case OCV itself did not account for all process variations.
The 100ps is probably set in your STA script. Timing margin is often inheired from previous project or similar...
Re: SPEF PT flow
Correct me if I'm wrong, but I think StarRC extraction and StarRC RC-netlisting are two different steps of the StarRC flow.
Only one nxtgrd file is needed for StarRC extraction. Then StarRC can produce RC netlists for multiple extraction corners (rcbest, rcworst, cbest, ...)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
