Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by surerdra

  1. S

    [Moved]Separation of Each bits in 8 bit long(data type) Binary number in mikro c Pro

    Re: Separation of Each bits in 8 bit long(data type) Binary number in mikro c Pro the main difference between int and long int is range only, the number which is not crossed the range of int is same in long also, except while we convert from decimal to binary, we have to add zero's at...
  2. S

    What Signal is this?

    the image given by you not sufficient to tell whether the signal is low pass , high pass, dc or ac or any thing else.... it depends on the circuit parameters(RC). https://www.analog.com/media/en/training-seminars/design-handbooks/Basic-Linear-Design/Chapter8.pdf just go through above link
  3. S

    How to Create new Component in Proteus ?

    The component library files are not found in your MIC5800YN.DLL With out library file of that component you cant do any thing. so find any other component related to that component, which contains similar characteristics and contains library files then use that one.
  4. S

    AMBA AXI AxLOCK brief

    What is the difference between LOCKED access and Exclusive access in AXI, i read some articles in web and arm discussion forum also. But still failed to understood. Can any one please brief about it.
  5. S

    System verilog, fork join_any

    the semaphore method is good Thank you
  6. S

    System verilog, fork join_any

    Can any one please tell me, Generally the "Fork join_any" is work like, if any one of the internal task can finished, it will non blocked the next statements. My question is if i taken three tasks in "fork join_any", it has to wait for any two tasks can complete, then only it come out...
  7. S

    Amba ahb slave interface for external memory control(rom,sram)

    how to drive HREADY and HRESPONSE signals internally by slave, which signals internally linked to HREADY and HRESPONSE to give high and low for hready and ok, error, retry , split for hresponse signals. (Hready and Hresponse signals depends on which signals ?)
  8. S

    [moved] How to use communications I2C, SPI AND UART in single program ARDUINO UNO

    I am not used delay here, if it is necessary please tell me whwre i can add delay.
  9. S

    [moved] How to use communications I2C, SPI AND UART in single program ARDUINO UNO

    I used software serial library of arduino which is we can use any i/o pins used as tx and rx. I connected my arduino to my laptop via usb which communicating my laptop with 0 and 1 pins (tx and rx)
  10. S

    [moved] How to use communications I2C, SPI AND UART in single program ARDUINO UNO

    Hi sir, thanks for your reply the rough schematic i drawn on proteus with slight modifications in modules. Instead od ads1115 - i used pcf8591 in proteus instead od 3axis magnetometer which have sensitivity of 25microvolt/ nanotesla- i used 3 potentiometers i tagged the image of proteus...
  11. S

    [moved] How to use communications I2C, SPI AND UART in single program ARDUINO UNO

    I am doing one project using ARDUINO UNO, which is ADC(ADS1115, 3 analog inputs) data and GPS(NEO-6M-0-001) data to store in microSD card. Here the the GPS contains UART(Tx, Rx) communication, SD card contains SPI communication and ADS1115 contains I2C communication. Here when i'm connected...
  12. S

    about latch using nor gates

    i implemented vhdl program for one of the digital design, here latch (using nor gates) is one of the components, while i simulate the output of latch is undefined--u--, if i plase some delay(after x ns) in inputs of latch the out put is came, but the hardware didn't consider this type(after x...
  13. S

    communication between adc and fpga

    i need to take 24 bit data from ads1271 ic , it need some control signals through fpga, while i trying to generate sync signal it depends on dout of ic. the output of ic is 24 bit data through dout. when data availble in dout it is high, then sync low(after 1 clk period it will high) as early...
  14. S

    how to add delay with out using "after some time" command.

    my code need 4 input clock signals(plus - 10 us clock, minus - 90 degree phase shift with plus, clock0 - 500 ns clock, clock1 - 180 phase shift with clock0 ) here i declared some components declared in package, then called in main program . library...
  15. S

    how to add delay with out using "after some time" command.

    i written a program, latch is used as a component , when i simulate it no errors, but when i give test bench, output not came it is undefind up to some time, and test bench also not shown after what happen while i use < run XX seconds>. when i use "after 10ns" like delay in latch internal...

Part and Inventory Search

Back
Top