Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
while+each
It is very broad question,May you can start looking at PD materials first.For sure you will get clear picture once you work on atleast 2 to 3 designs.
Re: Celtic- optimization
Hi,
delay due to crosstalk effect can be reduced by upsizing the cell or applying non default rules likw(double spacing) on net metal routes or shilding.
So you can check what it is doing by inspecting both before and after optimizations.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
