Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Ideal dc voltage source has ideal great source resistor, so it has no influence on the zin and zout of the circuit. Resistors is not so.
Capacitor is important for input impedance in RF circuits. you can refer to the basic theory about RF impedance.
When extracting parasitical RC to postsim by mentor Calibre, Why I get a lot of parasitical resistors between the Gate of MOSFET and GND. The very small resistance results in the wrong DC OP of circuit.
Why that? pls.
I am finding an aritcle which is "RF system issues related to CDMA receiver specifications". Who can help me. Some papers about the relation of system IIP3 and filter are helpful.
Thanks.
My MSN: sunwiss@hotmail.com
Hi
Chopping method should be one type of multiplication. The classical chopping mixer is Gilbert cell, which topology is simple. Performance trade-off is good.
Multipling mixer often consists of many devices, which topology is complex. They often realize frequency conversion through current...
Help.
How to simulate the impedance, input and output, of differetial circuits with spectreRF?
The real part of my simulation results is ok, but the imaginary part is wrong. The imaginary part is too large, which is about 1000nH et. Why?
pls!
When we simulate, errors accur as the following,
"Warning detected by HPEESOFSIM during TRAN analysis `Tran1'.
MaxTimeStep reduced to 6.944e-011 to resolve source bandwidth.
Warning detected by HPEESOFSIM during TRAN analysis `Tran1'.
Internal timestep 9.09495e-023 too small at time...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
