Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sumathi0809

  1. S

    Test Scenarios of DDR2 controller

    Thank you for your reply, if possible can u tell me how to verify refresh, controller-PHY will automatically performs refresh operation do i have to poll for PHY refresh command to memory at periodic intervals..?
  2. S

    Test Scenarios of DDR2 controller

    Please anybody tell me, what will be the "test scenarios for verification of DDR2 controller"..?

Part and Inventory Search

Back
Top