Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am looking at an imager that has a stereo-mode output when coupled with an LVDS chip of 8-bit raw Bayer on an 18-bit frame output. I want to convert this to CVBS output and have been told that I should use CPLD of some kind, or perhaps FPGA. There are several chips with LVDS inputs, and it...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
