Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear all,
I am new to vhdl and I just want to simulate carry look adder in vhdl.
I have wrote a code which implements this kind of adder ; however, this code do not works good with all test benches. Please note out put doesnot correspond to addition of inputs.
The code is in the following...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
