Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
define high-design
Hi
I think set_ideal_net doesn't work in primetime. There was a STAR opened long time ago. synopsys didn't fix it yet (atleast until the version I use 2003.12-sp1)
You can use
set_load -subtract_pin_load 0.0 [get_nets "high_fanout_net_name"]
What this command does is ...
Hi
I also heard few people talking about stamp model or .lib model to check DDR timing. I haven't come across anyone who actually did it successfully.
I also attempted to create a stamp model or some kind of model to check DDR io timings, I was not successful too, so I ended up checking in a...
I think every earth quake doesn't trigger a tsunami. So, it is very important to design a good system because, if there are 2 consecutive false alarms, then people don't believe the 3rd one even if it is real.
Japan, while designing the tsunami warning system, had to face the same problems...
Re: DDR IO design.
hi
DDR IO design has some challenges like
1. it needs special analog cell
2. Timing critical
3. Board problems
4. too many patents
1:: read side is more critical than write side. You will have narrow Data window to deal with. So, you need some analog cells which can...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
