Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Spliter

  1. S

    transistors region of operation in 2-stage OpAmp

    Ok, thanks, but I olnly need to know do all transistors should be in same operating mode (like "all are in strong inversion") or in various aplications, for example, differential, input transistors are in weak inversion, and output transistors are in moderate inversion?
  2. S

    transistors region of operation in 2-stage OpAmp

    I have 2-stage opamp with Miller compensation. I know that all transistors sholud be in saturation, but in which inversion should they work? Weak, strong inversion or something else?
  3. S

    GBW of an OpAmp simulation problem

    Ok, AC source is on + input ;) I set CM at 1V, AC magnitude 1V, it seems to be ok. I run simulation and get on db20(Vout_Opamp) graph that characteristic (gain) is constantly 0dB till about 10MHz and then goes down. You said: "Find the freq at which gain drops to 0dB. thats your unity gain BW!"...
  4. S

    GBW of an OpAmp simulation problem

    Thank you all. findsriharsha's method is closer to me. I did AC simulation as you said, but circuit for this simulation is unity buffer, so when I plot db20(Vout_Opamp) it is constantly 0dB till about 200KHz an then is getting lower (-30dB at 5MHz). Do I have to set some specific DC voltage of...
  5. S

    GBW of an OpAmp simulation problem

    I have GBW specification for an OpAmp GBW>=10MHz. How to check this in Cadence? I did stb analysis and got PhaseMargin=63deg @ 12.5MHz. I thought that GBW is frequency at which the open loop gain reduces to 1 (0dB), so my GBW is 12.5MHz. But, when I do gainBwProd of output signal of stb...
  6. S

    Slew rate of an opamp

    What is the high level of step impulse for testing slew rate of an opamp? Unity gain topology, supply 1.8V. May I put step from 0V to 1.8V with rise edge of 1ps, or there is some way to exactly calculate levels?
  7. S

    MOS parameters from Virtuoso ADE

    How can I get parameters of MOS (Gm, Rds, Early's voltage...) transistor using one operation in Virtuoso. I know how to 'calculate' them using Calculator, but Is there a output file or something like that where those (and other parameters of design, not only MOS) are placed?
  8. S

    OpAmp simulation using Virtuoso

    I tried to simulate 2 stage OpAmp example form Allan&Holdberg pg 276-278, example 6.3-1. There was used L=1u, i used 180n (that is technology I use) and kept all W/L ratios, Cc, Vdd=2.5, Vss=-2.5 etc. But when I make a test circuit (buffer, or non inverting amp) I do not get expected results...
  9. S

    Design of CMOS OP-AMP at 135nm Technology

    I tried to simulate 2 stage OpAmp example form Allan&Holdberg pg 276-278, example 6.3-1. There was used L=1u, i used 180n (that is technology I use) and kept all W/L ratios, Cc, Vdd=2.5, Vss=-2.5 etc. But when I make a test circuit (buffer, or non inverting amp) I do not get expected results...
  10. S

    [SOLVED] Cadence tsmc18rf technology file

    well licence is ok, it's my school's property. I have permission to acces folder called "tsmc18rf" with all that files, but I need to import this technology and do my project by myself
  11. S

    [SOLVED] Cadence tsmc18rf technology file

    Hi everyone. I have tsmc18rf technology with all necessary files. I tried to add that new library so I can make simulations and layouts in this technology. I go File->New->Library. Appears new window where I give a name to my technology, ande where I should choose Technology File. I check...

Part and Inventory Search

Back
Top