Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by spigeld

  1. S

    override internal signals in virtuoso schematic editor

    Hi i have an hierarchical RTL design placed inside my circuit. the design has an internal block that i need to force signals upon is there a way to connect a wire into another wire that is located within an hierarchical block? Thanks
  2. S

    Help with real number modeling of loads

    a digital simulation with digitized analog signals but i need to keep the interface identical to the analog module so that i could later on replace my model with the actual design I'm using IES and MMSIM
  3. S

    Help with real number modeling of loads

    Hi, I'm trying to verify a mixed signal design that characterizes a load than applies voltage to that load. To characterize the load the circuit applies voltage to it than measures it's current. And in the second phase forces current through it and measures it's voltage. after taking into...

Part and Inventory Search

Back
Top