spigeld
Newbie level 3
- Joined
- Jul 4, 2012
- Messages
- 3
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,303
Hi,
I'm trying to verify a mixed signal design that characterizes a load than applies voltage to that load.
To characterize the load the circuit applies voltage to it than measures it's current.
And in the second phase forces current through it and measures it's voltage.
after taking into account these parameters voltage will be applied to that load.
The thing is that the stimuli to my design is a resistive load rather than some sort of voltage source and i'm not sure how to model such a thing.
i was thinking about pre calculating the voltage drop on the load and forcing it to the circuit but i'm not sure if that would be a good idea.
Any suggestions?
P.S
Has to be using Real numbers, can't use verilogA
Thanks
I'm trying to verify a mixed signal design that characterizes a load than applies voltage to that load.
To characterize the load the circuit applies voltage to it than measures it's current.
And in the second phase forces current through it and measures it's voltage.
after taking into account these parameters voltage will be applied to that load.
The thing is that the stimuli to my design is a resistive load rather than some sort of voltage source and i'm not sure how to model such a thing.
i was thinking about pre calculating the voltage drop on the load and forcing it to the circuit but i'm not sure if that would be a good idea.
Any suggestions?
P.S
Has to be using Real numbers, can't use verilogA
Thanks