Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for your reply. As to why I am implementing this circuit is a long story.
The circuit is sort of "home-made". I was originally supposed to implement a ramp ADC from a specific paper. In the paper, there is a clocked reset transistor that resets the cross-coupled NMOS pair (1st stage)...
It's comparing continuous time signals. It is supposed to be used in image sensors. Are you asking because you see issues with it?
- - - Updated - - -
It doesn't seem like I am able to edit posts because I am new. However, I wanted to add additional information.
As I said, it's a continuous...
I am new to analog design, and I am currently attempting to implement the comparator given below.
It is hard to form specific questions regarding this circuit, as I am unsure of where the problem lies. However, I am sure that my methods of designing the circuit are lacking and maybe incorrect...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
