Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I want to buy a server and install Cadence IC6.1.6 for at least 5 users.
Can anybody help me what would be the minimum Hardware requirement needed to be as Cadence server?
Thanks,
Soa
thanks for reply, I am using pad power with standard dimension as input signal.
since I want to connect the ASIC to a device with unknown output capacitance, a more precise range value is important for me
Hello all,
Since I can't extract the parasitic capacitance of the pads, I want to know what is the value of PAD parasitic capacitance in IBM 130nm?
thanks
Dear All,
I am using IBM130nm technology,
when I want to check LVS, there is an error in mismatch between layout and schematic.
even if I use a single nfettw from standard library (cmrf8sf), the error remains the same.
the error is in number of pins: in layout the nfettw has 4 pins for fet...
Dear all,
Hello
I just wanted to run monte carlo simulation in ADE XL, but there was an error message (ADEXL-1921)https://obrazki.elektroda.pl/12_1329151920.png.
I appreciate if some one help me.
/Soa
Dear all,
Hello
I just wanted to run monte carlo simulation in ADE XL, but there was an error message (ADEXL-1921).
I appreciate if some one help me.
/Soa
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
