Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There is a command in both ICC and nanoroute to make sure that the via1 falls completly within the M1 pin of the std cell.. This is one of steps that would help in improving the DFM (LCC)..
Low power techniques
Clock gating is the way to go with power reduction in RTL... but remember the clock gating cell will also consume power.. There is a trade off between how many flops u want to gate..
PS: These clock gates will come early in the clock tree.. so u need to account of that...
The basic difference comes from the fact that after CTS, you need to remove some of the attributes with which you have modelled the clock (like transition, latency etc) and allow the tool to propagate the clock from the port/pin.
You are effectively doing this by over writting the old...
inverted equivalent
It should be a problem.. I think to meet the timing DC has moved the inverter from input to output side ie it has used a flop output QN instead of Q.. (default behaviour.. if you want to remove it you might need to use -no_seq_output_inversion with compile_ultra command).
Re: ATPG Help...
Do u really need tetramax to generate pattern for and-or logic.. I think you can work out yourself thinking about the stuck at faults at each node.. You surely require some flops in the scan chain to do the tetramax..
Really a good question.. Few years back synthesis was done without the knowledge of the physical world, now we feel that not the case.. To have more prediction we need to do the synthesis physical aware. Thats the reason Design compiler Topographical (DCT) came into market addressing it. DCT =...
Excelent openings with Conexant Systems, Hyderabad, India
People having more than 3 years experience with knowlege of Full ASIC design flow and hands on experince in Synthesis, Timing Closure, Formal Verification and DFT can apply.
Knowledge of Physical design is prefered.
Salary : Best in...
I am using a new device which is a SOI MESFET. I have a non linear model for the device. the frequency is 400MHz.
I tried transient simulation but it is giving unreasonable values of KV at the output. There are warnings about the ATC components Imapfreq when i run the transient simulation...
how to check whether my oscillator has sufficient gain for start up in ADS?
I am working with a colpitts oscillator. I couldnt run the transient simulation as it says lots of warnings when i use the ATC components from ADS.
I used HB analysis, but the manual says it is a steady state...
The 4751a is an outdated network analyser. I have an ocr conversion of the manual.
The manual mentions it is a vector network analyser. But, in the manual it says that it measures the absolute power amplitude at the port.
In the options, I had set the source power to 0dBm but as per the...
absolute power in db
hi all,
I need help with the hp 4751a network analyser (which is outdated in agilent) . I want to measure the oscillator output power using this analyser. first , i measured a reference signal which is 200MHz 1Vp-p square wave. The impedances on both reference and the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
