Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello friends,
I want to know about how to write verilog code to generate a pulse from one clock domain to another clock domain.
1. First is operating at 50MHZ frequency.
2. Second is operating at 100MHZ frequency.
Hello friends,
I want to know about how to write verilog code to generate a pulse from one clock domain to another clock domain.
1. First is operating at 50MHZ frequency.
2. Second is operating at 100MHZ frequency.
I want to know about how to write verilog code to generate a pulse from one clock domain to another clock domain.
1. First is operating at 50MHZ frequency.
2. Second is operating at 100MHZ frequency.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
