Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sita

  1. S

    selection of decoupling cap

    hi I have a question: while designing the decoupling cap required for a ckt. why do we use a cap which has voltage rating twice the input voltage? can anyone of you help to share teh reasoning behind that? thanks and regards sita
  2. S

    require help in debugging circuit-- "PEAK DETECTOR&quot

    hi, as mentioned of a project, we were trying to implement the peak detector using the below circuitry for4 AC circuit. But we are NOT able to get teh constant peak voltage. can any one pls help me to identify the mistake of this circuit? regards, Sita
  3. S

    CURRENT AMPLIFIER mWITH STABILIZATION

    CURRENT AMPLIFIER hi I am looking for CURRENT AMPLIFIER, which can produce constant amplitude irrespective of input voltage amplitude can anyone help me to get good circuit/IC based on teh same? regards, Asvini
  4. S

    Constant amplitude amplifier

    hi I was talking about an amplifier which can produce constant amplitude, irrespective of the input voltage amplitude Somethinh like CURRENT AMPLIFIER. If anyone has any data/circuit on the same. can you pls help me to get some documents on the same? in google, I am not able to correct;y find...
  5. S

    Constant amplitude amplifier

    can anyone pls suggest a current amplifier circuitry? also, is it possible to keep the amplify and keep the voltage of current amplifier constant? what i am looking at now is an amplifier which can give 40 Vp-p signal hi Audioguru: can you pls provide me details regarding the automatic level...
  6. S

    Constant amplitude amplifier

    hi is there any constant amplitude kind of amplifier? if so can you propose thanks sita
  7. S

    piezo elctric crystal degradation

    piezo elctric crystal hi, i have a doubt. when a piezoelectric crystal degrades, ideal what parameter of the crystal is causing degradation? Is it electrostatic cap of piezo changing? can anyone pls pass on any interesting material on piezo? sita
  8. S

    designing filter circuit for audio

    Filter circuit for audio Hi all, I am designing one circuit (as a hobby) to amplify the audio of fan. I expect the sound signal will be around 0-8kHz. But when I feed this signal as such to loudspeaker, I am hearing some trebles, noises etc... So we need a filter... my questions are like this...
  9. S

    Advise needed urgently in making of this PCB

    making vias in pcb hi can I get a ebook of Integrity Issues and Printed Circuit Board Design by ?[/color][/b] Douglas Brooks?[/color][/b] Where can I get to improve my knowledge in PCB design, SI ? thanks
  10. S

    How decoupling capacitors for an IC are calculated?

    Thanks Kral & Nora for your valuable information. I shall go through your documents. Regards, Sita
  11. S

    How decoupling capacitors for an IC are calculated?

    Hi friends, How the decoupling capacitors values are arrived at? If for example, if they need 10 no of 22uF,0805 capacitors, and 2 no of 330uF bulk capacitors. My doubts are:- 1. How did they arrived at the capacitor values? 2. no of capacitors? like can I replace 10 no of 22uF capacitors...
  12. S

    Deleting a part in heterogenous package

    Hi, Have you ever tried deleting a part in heterogenous package? Then can you please help me. I was trying to create a schematic symbol for heterogenous part. I need to delete a part in heterogenous package and tried to delete the part by selecting it in package view. But OrCAD is getting...
  13. S

    What is SSTL & Why SSTL?

    hi, Has anyone have any good reading stuff SSTL? Thanks, sita
  14. S

    SSTL Logic - disadvantage of LVTTL

    SSTL Logic Hi, Can anyone tell me what is the disadvantage of LVTTL and why we moved to SSTL logic in case of DDR memory technology Thanks, sita
  15. S

    Why control signals in DRAM active low?

    dram active time Thank You Hook. I have some more doubts in memory. Posted in this link:- Actually I am struggling to get knowledge in SSTL logic used in DDR. Can you help me if you have any good reading material? I shall be greatful to you, if so. Thanks once again, sita

Part and Inventory Search

Back
Top