Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Routing Congestion
check for cues like utilisation from design_data rpt and cell density maps , i think congestion overall should be fine unless it is concentrated on one spot , if it higher then u have to increase the floorplan area or RTL fix
Re: can increasing overall frequency help in saving GATECOU
in your reply u have mentioned frequency ...
can you pls explain me in little detail how it can help ?
like increasing frequency means reducing the clock period which would require faster gates or more buffers to meet timing ? i...
hi all
can increasing the frequency improve with reducing the GATECOUNT of the design , iam a newbie , i dont know if it is a proven strategy , can anybody explain me how ?
thanks in advance
hi
i want no of datapaths going out from EBB's .. iam checking with flylines , is there any way to count the no of flylines going to some particular logic ....iam using IC compiler btw
thank you in advance
thanks for ur suggestions,
these are fine , can we discuss some strategies wrt placement like if i have many RPD's i can place those cells in such a way that i dont have to use extra buffers to meet my timing , any suggestions on this front will be very helpful for me ... u may think that tool...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.